

AMENDMENTS TO THE CLAIMS:

This listing of claims replaces all prior versions and listings of claims in the application:

LISTING OF CLAIMS:

1. (Currently Amended) A method of generating a logic design for use in designing an integrated circuit (IC), comprising:

embedding a computer instruction ~~combinatorial one-dimensional logic block~~ representing a combinatorial element within a two-dimensional schematic representation of the logic design to produce a unified database representation of the logic design;

wherein the two-dimensional schematic representation includes a set of Register Transfer Diagrams (RTD).

2. (Currently Amended) The method of claim 1, further comprising generating the computer instruction ~~combinatorial one-dimensional logic block~~.

3. (Currently Amended) The method of claim 2, further comprising importing the computer instruction ~~combinatorial one-dimensional logic block~~.

4. (Original) The method of claim 3, further comprising following a set of design capture rules.

5. (Original) The method of claim 4, further comprising notifying a designer when capturing data violates the set of design capture rules.

6. (Original) The method of claim 1, further comprising using a set of abstractions.

7. (Original) The method of claim 1, further comprising generating C++ from the unified database.

8. (Previously Presented) The method of claim 7, further comprising generating Verilog from the unified database.

9. (Cancelled)

10. (Original) The method of claim 1, further comprising generating synthesizable Verilog from the unified database.

11. (Currently Amended) An article comprising a machine-readable medium which stores executable instructions to generate a logic design for use in designing an integrated circuit (IC), the instructions causing a machine to:

embed a computer instruction ~~combinatorial one-dimensional logic block~~ representing a combinatorial element within a two-dimensional schematic representation of the logic design to produce a unified database representation of the logic design;

wherein the two-dimensional schematic representation includes a set of Register Transfer Diagrams (RTD).

12. (Currently Amended) The article of claim 11, further comprising instructions to generate the computer instruction ~~combinatorial one-dimensional logic block~~.

13. (Original) The article of claim 12, further comprising instructions to follow a set of design capture rules.

14. (Currently Amended) The article of claim 13, further comprising instructions to import the computer instruction ~~combinatorial one-dimensional logic block~~.

15. (Currently Amended) The article of claim 14 12, further comprising instructions to notify a designer when capturing data violates the set of design capture rules.

16. (Original) The article of claim 11, further comprising to use a set of abstractions.

17. (Original) The article of claim 11, further comprising instructions to generate C++ from the unified database.

18. (Original) The article of claim 12, further comprising instructions to generate Verilog from the unified database.

19. (Cancelled)

20. (Original) The article of claim 11, further comprising instructions to generate synthesizable Verilog from the unified database.

21. (Currently Amended) An apparatus for generating a logic design for use in designing an integrated circuit (IC), comprising:

a memory that stores executable instructions; and

a processor that executes the instructions to:

embed a computer instruction ~~combinatorial one-dimensional logic block~~ representing a combinatorial element within a two-dimensional schematic representation of the logic design to produce a unified database representation of the logic design;

wherein the two-dimensional schematic representation includes a set of Register Transfer Diagrams (RTD).

22. (Currently Amended) The apparatus of claim 21, further comprising instructions to generate the computer instruction ~~combinatorial one-dimensional logic block~~.

23. (Original) The apparatus of claim 22, further comprising instructions to follow a set of design capture rules.

24. (Currently Amended) The apparatus of claim 23, further comprising instructions to import the computer instruction ~~combinatorial one-dimensional logic block~~.

25. (Currently Amended) The apparatus of claim 24 23, further comprising instructions to notify a designer when capturing data violates the set of design capture rules.

26. (Original) The apparatus of claim 21, further comprising instructions to use a set of abstractions.

27. (Original) The apparatus of claim 21, further comprising instructions to generate C++ from the unified database.

28. (Currently Amended) The apparatus of claim 27, further comprising instructions to generate Verilog from the unified database.

29. (Cancelled)

30. (Original) The apparatus of claim 29, further comprising instructions to generate synthesizable Verilog from the unified database.